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ABSTRACT 
A procedure has been developed for simplifying 
the design of pnpn bidirectional silicon switches, or 
TRIACs. 
The design equations for wide base transistors 
were modified and by means of a computer program were 
used for calculating gains as a function of processing 
parameters.  A model for designing the lateral geometry 
was also developed using square-counting techniques. 
A nomogram has been prepared which relates 
gate turn-on current sensitivity to certain processing 
parameters. 
As a result of the above work TRIACs were pro- 
duced which met project requirements. 
Devices have been bias aged to 7500 hours at 
130°C (+100 volts and -100 volts) and 110°C (+100 volts 
and -100 volts).  High temperature shelf aging was also 
performed at,300°C, 270°C and 250°C.  Test results 
demonstrate a device reliability of <10 FIT. 
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1. INTRODUCTION 
Pnpn bidirectional silicon switching transis- 
tors, or TRIACs, offer the advantages of small physical 
size, excellent reliability, faster operation and lower 
cost over life as compared to electromechanical relays. 
In addition, TRIACs can be triggered "on" with either 
negative or positive gate currents and will conduct cur- 
rent in either direction. The latter features make the 
device extremely versatile in switching applications. 
Electrically, the device was designed to with- 
stand 150 volts in the "off" state and, when switched 
"on" with a gate current <^ 25 ma, have a forward voltage 
drop _< 1.5 volts at a rated current of 400 ma. 
2. TRIAC OPERATION 
2.1  Description 
A TRIAC consists of two pnpn's in parallel, 
but inverted in structure and displaced one active 
region.  Each pnpn then has a common collector juncion for 
its own internal pnp-npn transistors.  The device shares two 
common external terminals and a gate lead and operates 
at any given time as a single pnpn depending on the 
polarity of the applied bias on the main terminals. 
TRIACs have bistable characteristics.  In the 
"off" state the device exhibits an impedance in the 
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9   10 
range of 10 -10   ohms.  In the "on" state the impedance 
drops to 2-3 ohms. 
2.2  Operating Modes 
When sufficient charge is present in the bases 
of the internal pnp-npn of the pnpn which is going to 
carry the operating current the common collector junction 
will go into saturation and switch to the low impedance, or 
(1) 
"on" state.  The general equation for switching is 
I. a2 XGT Xd + ^c 
l-(a1+ a2) 
where 
a 
a 
1 = current gain of pnp 
2 = current gain of npn 
A = main.terminal current 
d = thermally generated diffusion current 
sc = thermally generated space charge current 
GT = gate current 
The increase in base charge produces an increase in cur- 
rent which, in turn, increases the current gains a  and 
a  of the pnp and npn.  When (a,+ a?) = 1 switching will 
occur. 
Several methods to increase the base charge 
and cause switching are described in the following 
sections. 
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2.2.1 Thermal Turn-On 
In the "off" state, the collector junction is 
reverse biased under applied voltage.  As temperature 
increases, hole-electron pairs are generated exponen- 
tially and collected by the reverse-biased junction.  At 
some level the device switches on. 
2.2.2 Light or Radiation Triggering 
When light of sufficient energy is directed on 
the surface of a silicon device such as a pnpn switch, 
again charges are produced by hole-electron pair genera- 
tion which can lead to turn-on.  This characteristic is 
used to gate, or trigger, specially designed light acti- 
vated switches (LAS) that offer complete switch isolation. 
2.2.3 Voltage Triggering 
Voltage triggering of pnpn devices can cause 
switching from the high impedance to the low impedance 
state by the following methods: 
a) a very rapidly rising anode voltage (^r- trig- 
gering) ; 
b) exceeding the breakdown voltage and causing 
avalanching; 
c) space-charge layer spreading or punchthrough. 
When a very rapidly rising positive pulse is 
applied to the anode of a pnpn device, a large displace- 
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ment current will initially flow due to charging of junc- 
tion capacitances (i = C trfr).  Sufficiently fast voltage 
rise may induce enough current to cause the a's to reach 
the turn-on criteria.  This mode of switching often 
causes problems in high speed switching applications. 
When an applied anode voltage approaches the 
breakover voltage of the device, charge multiplication 
occurs in the blocking, or reverse-biased collector 
junction.  Current multiplication increases very 
rapidly with voltage until the critical value of the 
electric field is reached and breakdown occurs.  No 
damage results at break-down if the current density is 
held to reasonable limits. 
Punchthrough, or space-charge layer spreading, 
occurs when the edge of the depletion layer spreads 
through the base region and reaches the emitter junction, 
causing space-charge-limited current to flow. 
2.2.4     Gate Triggering 
In circuit applications, pnpn devices are nor- 
mally switched from the high impedance to low impedance 
state by increasing the charge in the device through an 
external gate connection.  This mechanism will be covered 
in more detail in Section 3. 
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2.3  TRIAC I-V Characteristics 
The principal Current-Voltage characteristic 
for a TRIAC is shown in Figure 1.  (Appendix I defines 
all currents and voltages referred to in Figure 1.)  In 
the first (I) quadrant with MT-2 positive and no gate 
current supplied (I~m = 0), the device remains in the GT1 
high impedance "off" state until the forward breakover 
voltage V/T,_> is reached and avalanche multiplication 
causes turn-on. 
When gate current is supplied for some prin- 
cipal voltage V„<  V,_,_,,  the TRIAC remains "off" until 
the current satisfies the turn-on criteria.  The forward 
voltage then drops to some low value in the range of 
about one volt.  After turn-on, gate current can be re- 
moved and the device will stay on due to internal 
regenerative feedback until the main terminal voltage 
is removed or the "on" state current is reduced below 
the hold current, !„„•  If gate current flows during the 
rir 
full main terminal voltage pulse, the device will not 
switch from "on" to "off" at some value of I„F but will 
remain "on" until the main terminal current is lowered 
to some lower value. 
When polarity is reversed in a typical ac or 
pulsed positive and negative voltage application, the 
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TRIAC exhibits an inverse, nominally symmetric charac- 
teristic as shown in the third (III) quadrant.  A table 
defining the triggering modes for TRIACs is also found 
on Figure 1 and should serve as a ready reference for 
later discussions. 
3.  THEORY OF pnpn OPERATION 
In this section the theory of operation of a 
pnpn device is discussed using a simple two-transistor 
analogue derived from the four layer structure.  The 
model will then be extended to consider the TRIAC as two 
pnpn devices connected in a parallel inverse relation- 
ship in one chip structure. 
3.1  Transistor Analogue of pnpn Structure 
The switching action of a pnpn device can be 
modeled as shown in Figure 2.     From the structure of 
Figure 2a, the dashed regions are considered to be a pnp 
and npn transistor with the base of one transistor com- 
mon to the collector of the other transistor.  It can be 
seen that a regenerative effect occurs since the col- 
lector of one transistor provides base current drive for 
the other. 
For gate current operation analysis of the 
current flows will yield for gate switching the simpli- 
fied expression: 
- 7 - 
XA   l-(a;L+a2) K   ' 
3.2  Physical Theory of TRIAC Operation 
In the previous section it was shown that the 
turn-on criteria for a pnpn device, or thyristor, re- 
quired that (a, + a2) =1.  Switching will not take 
place, however, if the main terminal applied voltage is 
reversed since in this condition as can be seen on 
Figure 2a, junctions J, and J_. are now reverse biased 
and J„ forward biased.  The junction J., near the gate 
will go into avalanche breakdown at very low voltage for 
most SCR's, leaving only J, reverse biased.  The device 
will take on the characteristic of a pnp with no gate 
connection and in series with an avalanche diode.  The 
blocking current then takes on the form 
pnp 
In a TRIAC when the main terminal voltage is 
reversed the first pnpn becomes reverse biased and will 
no longer switch for the reason described above, but the 
second pnpn now becomes a candidate for switching the 
current.  In Figure 3, with MT-1 negative, (hence MT-2 
positive) switching takes place through Section II 
- 8 - 
(n, p. n„ p„).  If MT-2 is negatively biased, switching 
will then take place through Section I (p. n„ p_ n_). 
Figure 3 also shows the shorted emitter fea- 
ture of TRIACs.  The MT-1 metallization shorts the n| 
emitter to the p, base at point S.  The narrow p,, base 
+ 
on the back is similarly shorted to the n~ emitter by 
the MT-2 metallization.  Gate current supplied to the 
device produces a transverse voltage drop in the narrow 
p, base region beneath the n.. emitter which eventually 
forward biases J,.  This feature is utilized in varying 
the injection efficiency.  In addition, the shorted 
emitter improves the ^-  capability by providing a shunt 
path for the initial displacement current around the 
emitter junction.  This prevents false triggering as 
described in 2.1.3.  Reduced temperature sensitivity is 
another feature of this technique. 
3.2.1  Mode I  Operation (n, p, n„ p~) 
In this mode of operation, MT-2 is positive 
with respect to MT-1 and the triggering (switching) cur- 
rent will be supplied through the gate metallization, as 
shown in Figure 4a.  Under these conditions junction J„, 
the collector, is reverse biased, junction J_ is forward 
biased and the device is in the high impedance, or "off 
state.  By applying a positive gate voltage, current 
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flows toward the MT-1 metallization as indicated, pro- 
ducing a voltage drop along J,, thus locally forward 
biasing p, with respect to n,, which begins to emit 
electrons into the narrow p, base region and these elec- 
trons are collected by junction J„ hence lowering the 
potential of n2 with respect to p2.  This causes p„ to 
emit holes into the wide n„ base region, as in 
Figure 4b.  Diffusing across the n„ region, the injected 
holes are collected by junction J_ and further raise the 
potential of p,, with respect to n. in turn causing n, 
to emit more electrons.  As additional current begins to 
flow by this regeneration, the a's of the p-n-p.. and 
n.. p1 n„ increase until the device begins to turn on as 
a, + a„ -*■  1.  At turn-on, high densities of uncompen- 
sated electrons and holes in the region of J» are 
injected as junction J„ saturates, producing conductiv- 
ity modulation in the base regions.  Under forward bias 
of J» minority carriers are now injected back into the 
appropriate base regions such that, in the "on" state, 
a, + a_ stays at unity and J? just maintains the turn-on 
condition by staying in saturation. 
3.2.2  Mode III  Operation (n_ p2 n, p,) 
In Mode III  operation, MT-1 is biased posi- 
tive with respect to MT-2 and gate current is supplied 
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from the gate short as shown in Figure 5a.  Junctions J„ 
and J.   are foward biased and J.,, the collector, reverse 
biased.  With bias applied, the device remains "off" 
until gate current begins to flow as indicated.  Again, 
lateral gate current flowing in the narrow p, region 
below n, forward biases J,, locally, causing n, to emit 
electrons into the p, region which are then collected 
into the n2 region.  This lowers the potential of n~ 
with respect to p, causing p, to emit holes into n„. 
These holes diffuse across n„, are collected by J~ and 
flow laterally toward the ohmic contact at MT-2.  The 
lateral flow forward biases J. and n_ begins to emit 
electrons into p~ from where they are collected into n„, 
further lowering its potential with respect to p. and a 
consequent increase in the emission of holes.  These 
holes are emitted into the n- region as shown in 
Figure 5b.  As the turn-on region enlarges holes col- 
lected by Jo in the region of J. similarly cause n~ to 
become more forward biased and begin to emit electrons 
into p„ which are collected by n_, lowering further the 
potential with respect to p,.  In this way, the 
p,n„p2n^ region switches "on". 
3.2.3  Mode I  Operation (n, p, n„ p2) 
In Mode I  operation, MT-1 is biased negative 
with respect to MT-2 and gate current flows into the 
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gate, as shown in Figure 6a.  Junction J„, the collector, 
is reverse biased and J_. forward biased.  Because the 
gate is negative with respect to MT-1, junction JV is 
forward biased and n. starts to emits electrons.  These 
electrons diffuse across the narrow p1 base and are col- 
lected by J?, lowering the potential of n~ with respect 
to p-.  Junction J_ becomes more forward biased and 
injects more holes from p~ .  In Figure 6b, the injected 
holes diffuse across the n? base, are collected by J», 
raising the potential of P.. with respect to n. .  Because 
of the regeneration n. turns on and begins to carry the 
anode current.  This produces a forward voltage drop 
between B and A as shown in Figure 6, turning on junc- 
tion J, at B, thus transferring the anode current from 
the gate to the emitter n, of MT-1. 
3.2.4  Mode III  Operation (n-, p„ n„ p, ) 
In Mode III  operation, MT-1 is biased posi- 
tive with respect to MT-2 and negative gate current flows 
as shown in Figure 7a.  Junction J_, the collector, is 
reverse biased and J„ forward biased.  Junction J- is 
again forward biased and electrons are injected from n. 
and collected by J~ into n~,   lowering the potential of 
n„ with respect to p,, causing p, to begin injecting 
holes into n~.     After diffusing across the n2 base, the 
12 - 
holes are collected by J_ and raise the potential of p_ 
with respect to n_, as shown in Figure 7b.  Electrons 
injected by n_ are collected by J-., further lowering 
the potential of n„ with respect to p..  Switching then 
takes place in the p,n_p2n., region of Section I. 
4.  DEVICE DESIGN 
4.1  Vertical Design 
The ability to control turn-on in a pnpn 
switch by control of alphas, where alpha is a function 
of 3* and y,   is an inherent feature of the device.  In 
any transistor design the base transport factor, 3* and 
emitter injection efficiency, y  can be controlled by 
the proper impurity concentrations, minority carrier 
lifetimes and basewidths.  In this section the design 
procedure is described that theoretically calculates 
these factors for various materials and process parame- 
ters such as junction depths, minority carrier life- 
time, starting wafer resistivity and thickness, and 
diffused region doping concentrations. 
For purposes of calculation the TRIAC is con- 
sidered to be two pnpn switches in a parallel but in- 
verted structure and controlled by one gate as shown in 
Figure 3.  Furthermore, since each switch, or section, 
can be modeled as a pnp-npn structure, it is possible 
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to calculate both transistor gains under the above con- 
ditions so as to determine if the turn-on criteria can 
be met. 
The usual pnpn device consists of a low 
current-gain pnp and high current-gain n pn.  The over- 
all alpha of the pnp is given as 
a    = 3*Y (3) pnp     ' v ' 
where the base transport factor, 3*/ is given as 
i* = 
Cosh  nb 
(4) 
L
 w pb 
where: 
W , = n base width 
nb 
Y = emitter efficiency 
L , = minority carrier diffusion length 
For these structures the normal approximate expression 
(2) for emitter efficiency 
Y - * if—   (5) 
1+
«
D
ne^pb» <npe/pnb» <Lpb/Lne>Tanh<L^' 
where: 
D  = diffusion constant for electrons in the 
ne 
p-emitter 
D , = diffusion constant for holes in the pb 
n-base 
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n   = equilibrium electron concentration in the pe 
p-emitter 
p . = equilibrium hole concentration in the 
n-base 
L  = minority carrier diffusion length in the 
ne J 
p-emitter 
is not appropriate and one suitable for low dopings and 
wide bases is required.  For convenience, Equation (5) 
can be represented in terms of emitter and base resis- 
tivities as follows: 
np = n± (6) 1 
: 
n pe 
Ke       qy     p 
^pe^pe 2 qy     n. 
^
Kpe   l 
pnb 
'
b
       ^nbnnb 2 qy i~n • ^ nb  I 
(7) 
By applying the Einstein relationship y = £=• D, to Equa- 
tion (6) and (7) : 
2 
n   = ?=• n. D  p (8) pe   kT  l  peKe 
2  2 
p   = lr n  D .p. (9) 
^nb   kT  l  nb b 
Taking the ratio of n. /p , and substituting in Equa- 
tion (5), we have a more exact solution: 
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Y
 
=
 ~~5 5 f-irr vnr (10» 
1+ t^) (=ES) <^> (r^) Tanh (A 
Pb       nb       b       ne pb 
If it is further assumed for the range of impurity con- 
D   D 
centrations in the emitter and base, (——)( ° ) « 1, the 
pb   nb 
emitter efficiency can be reduced to 
1+ ^ ^b Tanh (!nb} 
pb  ne      Lpb 
For the TRIAC structure Figure 8, the wide n-base region 
W , and the practical minority carrier lifetime contrib- 
ute to a relatively low value of g*.  To achieve reason- 
able pnp gains in the range of 0.2-0.3, a minimum life- 
time of 2 microseconds will be required for minority 
carriers in the n region. 
Using Equations (3), (4), and (11), the base 
transport factor 3*» emitter efficiency y,   and current 
gain a  have been calculated for various basewidths, 
emitter and base resistivities, and minority carrier 
lifetimes in the pnp using a specially written computer 
program.  The work had to start with the pnp because it 
contained the n starting material as the base.  For 
every acceptable a   there will be a minimum value of 
a +   (see Figure 2) for the same pnpn to satisfy the 
switching criteria, 
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mm   , /i -i \ a .   = 1 - a (12) 
+          pnp 
n pn        * c
Again, the base transport factor B* can be cal- 
culated for the more efficient n pn using 
B* -   * (13) 
Cosh =J& 
L
nb 
If the n  emitter efficiency is assumed to be « 1, then 
the calculated n pn gain is 
a  *?ln - B* (14) 
To satisfy the turn-on condition, the ratio of 
cal a  + 
™ >  1 (15) n Pn min 
a  + 
n pn 
In effect, Equation (15) says that for every a    , there 
is a corresponding a +   to insure turn-on.  If an n pn 
is then designed to satisfy equation (15), the switching 
conditions will also be satisfied.  In practice some 
margin for surface effects must also be allowed to 
guarantee switching. 
The procedure described above is for a single 
pnpn.  To produce a TRIAC, the identical diffusions are 
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normally made simultaneously from top and bottom, thus 
providing the n pnp on the top (MT-1) and the parallel 
inverted n pnp on the bottom (MT-2).  This composite 
device has the three central regions in common. 
4.1.1  Design Procedure 
The impurity density profile of a TRIAC is 
shown in Figure 9.  Starting with n-type material of 
concentration N , a boron-doped p-type base diffusion 
is carried out, followed by phosphorus n -type emitter 
diffusion. 
The surface concentration of the diffused 
p-region is calculated by approximating the area of 
region ABC as 
(N' - N )(x.- x) 
-
1
 VJ  ■ *G <"> 
where 
N^ = impurity concentration of the buried 
p-region beneath the n  emitter at a 
distance x from the surface 
N  = starting material concentration 
12 N^ = Gummel Number (2 x 10  , impurities/cc) 
<j 
x. = pn junction depth 
x = n p junction depth 
Assuming the average concentration is at the 
centroid of the region ABC, the average resistivity p 
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and conductivity of the narrow p-region are found by the 
(3) 
conversion from concentration vs. conductivity curve. 
Knowing the subsurface conductivity of the p-region and 
the appropriate junction depth provides the information 
for determining the surface concentration, Cs, and 
hence, the emitter resistivity. 
The gain, a, of the pnp transistor is then 
calculated as described in Equations (3), (4) and (11). 
Although such calculations can be performed 
for a multitude of p-base junction depths (x.) and re- 
sistivities and n  junction depths (x), practical 
limits were set up on these parameters based on past 
manufacturing information as follows: 
1. p-base sheet resistance     20 < ps, < 150 ft/ □ 
17 19 2. p-base surface concentration 10  < C < 10  /cc 
s 
3. minority carrier lifetime x = 2 ysec minimum 
in n-base 
4. p-base junction depth x. = 42 microns max. 
5. n -emitter junction depth x = 35 microns max. 
Figure 10 summarizes the various emitter-base 
combinations, limited as above, with the added restric- 
calc 
tion that  > 1* to insure turn-on.  The parameters 
min 
of Figure 10 are defined as follows: 
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3 p  base - sheet resistance of the p-base 
P 
g 
p  buried p-base - sheet resistance of the p-base 
under the n emitter 
a   - current gain of the pnp pnp 3 c 
calc 
V n 
 r^^ - ratio of theoretical to minimum current 
mm 
a
 + 
n pn   gains. 
The turn-on sensitivity of the TRIAC can be varied for a 
selected — combination by controlling the sheet re- 
X * 
: 
sistance of the p-base.  For example, on Figure 10, at 
— = on , an increase in p , (p base sheet resistivity) x.   30y Kpb  r J 
from 17 to 74.1 ohms per square causes a corresponding 
increase in the buried p-base sheet resistance from 
232 6 to 6667 ohms per square under the n  emitter, 
sensitizing device turn-on. 
Likewise, for the same x. and p , of 17 ohms 3 Pb 
per square, additional drive-in of the n  emitter in- 
creases the sheet resistance of the buried p-base from 
2362 ohms per square at x = 20 microns to 22,500 ohms 
per square at x = 25 microns. 
* 
See Equation 15 
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4.2  Lateral Geometry Design 
The shorted-emitter feature of the TRIAC de- 
sign provides gate current-variable control of minority 
carrier injection by the emitter and hence, also con- 
trols the sensitivity to turn-on.  In Section 3.2.1 the 
gate current has been shown to flow laterally between 
the shorted emitter and the gate.  In addition, part of 
this current must also follow a shunt path in the p-base 
around the n  emitter such that the total current sup- 
plied by the gate is made up of that transverse current 
beneath the emitter required to turn on the emitter 
junction plus shunt current. 
Figure 11 is a top view of the TRIAC struc- 
ture.  Main terminal 1 (MT-1) consists of the "L" 
shaped region of metallization, which shorts out the 
p-base-n -emitter junction.  The dog leg appendage of 
the n -emitter functions as a gate current diverter, 
i.e., by a change in length, the number of surface 
squares on the p-base between the gate and MT-1 can be 
controlled.  For example, shortening the leg decreases 
the number of surface squares which in turn decreases 
the resistance and diverts more of the gate current 
from beneath the n  emitter up to the p-base surface. 
Therefore, in order for the emitter junction to be 
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forward biased, additional gate current must be sup- 
plied.  This feature provides the designer with a great 
deal of flexibility in device sensitivity. 
4.2.1  Shunt Resistance 
In Figure 12 shunt I  and buried In current S r> 
are assumed to flow in the directions indicated.  By 
treating the buried current as a distributed leakage 
current, an approximate expression for the distributed 
leakage resistance can then be found. 
Figure 13 is an equivalent circuit model for 
the shunt resistance paths along the surface in the 
p region.  The geometrical layout is complex and hence, 
square counting must be done individually on a pattern 
(4) 
basis using the techniques of Hall   and the "Design 
Guide - Hybrid Integrated Circuits", Second Edition. 
The equivalent resistor circuit for the re- 
gions identified in Figure 13 are then determined. 
Using A-Y transformation, the equivalent resistance 
between gate and emitter has been calculated for a par- 
ticular set of diffusion conditions.  These results 
were compared with actual DC resistance measurements 
between gate and MT-1 and were found to be 3730 calcu- 
lated and 351fi measured, which compare very well. 
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4.2.2  Buried Resistance 
The resistance of the buried layer beneath the 
n -emitter diverter is assumed to be distributed along 
the diverter length as shown in Figure 14a where: 
p, = R , t (resistivity of p-region) 
P2 = R 2 w (resistivity of buried p-region) 
1 = width of buried resistance layer 
d = length of current diverter 
y = width of the surface p-conductor 
w = thickness of buried layer 
RS1 
r =   (shunt path resistance per unit 
length) 
g = ■££— (leakage path conductance per 
unit length) 
An equivalent resistance R  for the parallel combina- 
tion of shunt and leakage paths along the diverter 
length can be derived using a transmission line model 
shown in Figure 14(b).  The voltage drop along the sur- 
face is given as: 
dV 
1
 = r I, (17) dx      1 
In addition, a change in current I, due to the leakage 
conductance can be expressed as: 
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dIl 
= g vn (18) dx   * vl 
Differentiating (17) and combining with (18): 
d2V, 
—2^ ~ 9rV! = 0 d9) 
dx 
The general solution for equation (19) is 
1 
Also: 
Vl = A e^ 
X
 + B e"^ X (20) 
dVi = A /gF  e^ x - B /g¥ e"^ X dx 
From (17), current I, is: 
dV T 11    /g ,,.  /gr x   _,  -/gr x. 
IT = - — -3— =-/-2-(Ae^    -Be  ^   ) 1    r dx    / r 
(21) 
(22) 
Applying the boundary conditions; 
at x = 0;   Vn = V    I. = I 1    o    1    o 
at x = d;   V, = 0 
in equations (20), (21) and (22), the equivalent resist- 
V 
ance R = =— of the parallel combination is 
o   I 
o 
- 24 
RQ =/- Tanh /rg d (23) 
The equivalent buried resistance component R   . , can 
thus be determined from; 
R~ = R       + R—± <24> 
o  KShunt  nBuried 
where 
R SB  p      _ KShunt   KS1 n . 
The buried current IR required to forward bias function 
J, (see Figure 5) can then be calculated as 
Buried 
since I_ =!+!„,   the lateral geometry can be de- 
signed for a desired gate sensitivity.  Calculated and 
measured values of gate-emitter resistance on a sensi- 
tive gate structure were 582 ohms and 55 0 ohms respec- 
tively.  Also, using the above method of determining I_ 
for the same sensitive structure, the calculated 
I_m = 1.24 ma, which compares favorably with a typical 
measured value of 1.5 ma. 
4.3  Breakdown Voltage Considerations 
Junction spacings must be designed so that 
the device is capable of withstanding the minimum 
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breakover voltages.  In Figure 3, J„ or J^ will be re- 
verse biased, depending upon applied voltage polarity, 
with the depletion layer being wider in the lower con- 
centration wide n-base region.  With I  Quadrant opera- 
tion, J„ will be reverse biased and in III  operation, 
J3 will be reverse biased.  Although the initial re- 
quirements for V  are 150v, the device has been con- 
servatively designed for 4 00v operation with some 
sacrifice in chip size.  From basewidth and base impu- 
rity concentrations, avalanche breakdown, not punch- 
through, limits VB .  This critical basewidth region 
occurs at the surface, when the p-isolation-p-base 
separation is at a minimum.  The 91A spacing is shown 
in Figure 15 where 1.5 mils between base and guard ring 
and p-isolation and guard ring is allowed for depletion 
layer spreading.  The depletion width is indicated in 
the figure as Wn at the two collector junctions J^ and 
J3 
The n  guard ring feature on the TRIAC chip 
is incorporated to limit current channeling and hence, 
increase reliability. 
5.  EXPERIMENTAL 
Experiments were conducted to characterize 
TRIACs under a wide variety of manufacturing and 
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operating conditions.  Gate sensitivity was investi- 
gated as a function of p-base resistivity and buried 
p-base width (x.-x), including front-to-back asymmetry 
(back p-base thinner than front p-base).  The polarity 
of applied gate current was also examined with respect 
to turn-on sensitivity.  In addition, TRIAC electrical 
parameters were investigated over the temperature 
range of 0°C to +210°C. 
5.1  Experimental Results 
Diffusion parameters for experimental lots 
were selected from Figure 10, which is the calculated 
involute of processing parameters.  At a p-base junc- 
tion depth of x. = 30 microns and a sheet resistance 
s + p , = 65 fi/D the n  emitter junction depth x was varied 
from 16.0 microns to 25.7 microns producing a corre- 
sponding increase in the buried p-layer sheet resist- 
ance.  The p-base sheet resistance and junction depth 
were initially selected at about the midrange of the 
manufacturing limits.  Based on the previous theoret- 
ical calculations, these parameters would be expected 
to yield devices with the required electrical charac- 
teristics.  In fact, the first experiment at this design 
center produced devices that switched in all quadrants 
and met the initial ESS requirements.  Figure 17 is a 
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summary of the I quadrant and III quadrant gate sensi- 
tivity using positive gate current.  In general, the 
gate currents are nonlinear with p-base widths and 
ratios* vary from 2.7 at the narrowest p-base width to 
a ratio of 15 at the widest.  This arises from the fact 
that the structure is symmetrically diffused and there- 
fore the corresponding basewidths and p-base sheet 
resistances are the same for the front and back of the 
chip.  This being the case, the device will be more 
sensitive in the I quadrant (MT-2 +) since holes are 
injected into the wide n-base from the more efficient 
back p region emitter (p„) as in Figure 4.  When MT-2 
polarity is reversed for III quadrant operation the 
buried p-region of MT-1 (p,) initially acts as the anode 
as shown in Figure 5.  Again, electrons are injected 
into n2 from n,.  This lowers the potential of n? with 
respect to the narrow p, region forward biasing J~ • 
However, the buried p region is initially a poor 
emitter and hence, even more gate current must be sup^ 
plied to inject minority carriers into n~ to be col- 
lected by J...  These injected holes must now provide 
enough lateral current flow to forward bias J., causing 
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the n  region to begin emitting electrons to initiate 
regeneration.  Symmetric p-basewidth narrowing by a 
longer n  emitter drive-in can be seen to further in- 
crease sensitivity in both quadrants.  In the I quadrant 
even less gate current is required to forward bias J 
because of the increased buried p-base sheet resistance. 
Likewise, although in III quadrant the same buried 
p emitter efficiency is lower, the effect of the nar- 
rower p  buried base (and higher sheet resistance) is 
to forward bias J. at a lower lateral current. 4 
The previous results indicate that symmetric 
junction depths produce asymmetric gate currents.  Also, 
narrower p-basewidths produce more sensitive turn-on. 
By performing asymmetric diffusion (or asymmetric junc- 
tion depths) the gate current required for turn-on in 
the III  Quadrant can be decreased, or made more sensi- 
tive relative to I„~I .  Table 1 lists the results of 
narrowing the back p-base width on two groups of chips 
differing only in p-base sheet resistance.  The effect 
on hold currents is also shown. 
The first group, having a p   = 65 fi/sq (front pb 
and back) indicates the III  Quadrant sensitivity has 
been greatly improved by narrowing the p-base width on 
the back side.  See Figure 17. 
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The second group of devices made with 
p , = 90 fi/sq demonstrates that a higher sheet resistance 
will increase gate sensitivity in both I  and III 
Quadrant in conjunction with the beneficial asymmetric 
diffusion effect. 
In addition to asymmetric control of junction 
depths for controlling I  III,  additional devices were 
(j i 
g 
made by depositing a higher p  , on the back side of the 
wafer and symmetrically driving in the n -emitter from 
both sides.  This structure combines the advantage of a 
one step drive-in diffusion and a more sensitive       , 
I  III .  In Table 2 two groups of devices were 
(j 1 
processed with a sheet resistance of 90 0,/sq  on the back 
side and 65 fi/feq and 30 fi/sq on the front side. 
By adjusting the top p-base sheet resistance, 
the gate current in the I  Quadrant can be controlled 
without significantly changing I  III .  Again, the 
G l 
higher sheet resistance of the back p-base has sig- 
+ s 
nificantly decreased IorT,III  from the symmetric p , (J 1 p b 
and junction depth results previously discussed in 
Figure 17.  Thus it can be seen that the device 
designer has the capability of selecting a method to 
adjust gate current sensitivity to specific requirements 
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Negative as well as positive gate current 
triggering is another feature of the shorted-gate TRIAC 
design.  Whereas varying degrees of asymmetry were 
observed for positive gate turn-on, negative gate 
turn-on is more symmetric but slightly less sensitive 
for the same processing condition.- 
Figure 18 shows the negative gate current 
sensitivity for TRIACs from the same experimental lots 
shown in Figure 17.  In this mode of operation the 
TRIAC is also sensitive but the gate currents in both 
quadrants are much closer in value. 
5.2  Hold Current (I„) 
n— 
Hold current has been defined as the minimum 
TRIAC current required to maintain the "on" condition 
after the removal of gate current.  Within the device, 
this current can be considered to have two components 
consisting of a vertical current and a lateral current. 
The vertical current is main terminal current less a 
small lateral current required to help maintain the 
emitter-base junction of the appropriate n pn transistor 
forward biased.  When main terminal current is lowered 
very nearly to zero, there will be insufficient lateral 
current to forward bias this n p junction and the TRIAC 
will turn off. 
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For a specified design the hold current is 
directly related to the gate sensitivity, which is a 
function of gain.  For example, TRIACs with symmetri- 
cally diffused p-base sheet resistivities of 65 fi/sq 
exhibit I   and I  currents as shown in Table 3.  Such 
G1       n 
results indicate that at less sensitive gate current 
operation the increased magnitude of hold current may 
be of concern to the circuit designer. 
5.3  Temperature Characteristics 
Temperature characteristics of all electrical 
parameters have been examined in the range of 0 C to 
65 C.  In addition, breakdown voltage was observed up 
to 210°C. 
5.3.1 Breakdown Voltage 
In Figure 19, V   is shown to be very sensi- 
tive to temperatures greater than 150 C.  Above this 
point additional temperature generated hole-electron 
pairs collected by the reverse biased junction cause an 
CtT increase in blocking current (I ^Ke  ) and a cor- B 
responding increase in Ofv + a? until switching occurs. 
5.3.2 Gate Voltage, Currents and Hold Current 
Figures 20, 21, and 22 exhibit increasing sen- 
sitivity for turn-on for gate parameters and a corre- 
sponding decrease in hold current with increasing 
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temperature.  Again, the effect of excess hole-electron 
pair generation is evident. 
5.3.3 "On" Voltage 
In the "on" condition the pnpn structure is 
made up of three forward biased pn junctions where 
V  = VT - V-. + V-,. .  The resulting temperature depend- on   Jx   J2   J3 
ence in Figure 23 is negative and consistent with that 
expected for a single pn junction under forward 
bias.     The observed magnitude of -5™ is, however, 
slightly less than a calculated value of -^  = -1.7 mV/°C 
due to the combined effects of the three junctions. 
5.3.4 Blocking Current (I_) a— 
Reverse blocking currents are shown in 
Figure 24 for I and III Quadrant operation.  The slopes 
are in good agreement with the theoretical variation of 
reverse current with temperature for a silicon pn 
junction, based on the charge generation component 
-,  (2) only. 
At temperatures above 150°C it can be observed 
that the magnitude of IR is increasing to the point 
where thermally generated hole-electron pairs are numer- 
ous enough to begin to appreciably raise the current 
gain.  Breakdown voltage begins to degrade until, at 
temperatures above 2 00°C, the device is always in the 
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"on" state. On Figure 25, I„ and I_. are plotted to show 
this effect for a V,_,_,._, of 50V. Above 200°C sufficient 
I„ is available to provide the charge needed for 
al+ a2 = "*"'* at t^ie same timef I™  is l°w enough to main- 
tain the "on" condition.  Referring back to Figure 19, 
the breakover voltage, V, .    , of 50V occurs at just 
over 200°C. 
6.  RELIABILITY 
Extensive reliability testing was conducted on 
the TRIACs.  Temperature-bias aging was performed at 
130°C at +100 volts and -100 volts and 110°C at 
+100 volts and -100 volts.  High temperature shelf aging 
was performed at 300°C, 270°C and 250°C.  After 
7500 hours of testing the devices exhibited <10 FIT. 
There were no bias-age device failures and no high 
temperature age freak failures. 
Temperature cycling from -40°C to +150°C pro- 
duced no failures after 100 cycles. 
A total of 210 devices were tested. 
SUMMARY 
A procedure has been developed for designing a 
TRIAC.  Transistor design equations were modified for 
wide base pnp's and then utilized for calculating cur- 
rent gains as a function of processing parameters.  A 
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~J, 
model for designing the lateral geometry was also de- 
veloped using square-counting techniques.  Experimental 
work on device models has characterized processing 
parameters with emphasis on achieving the required gate 
current sensitivity. 
As a result of the design work it was possi- 
ble to pick process parameters which yielded TRIACS 
that met all electrical requirements. 
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p I n+ 
t 
n 
r 
p 
r 
0.4 mil 
0.2 mil 
^>pB IGTI + IGT3IC+ IHI IHIH 
65X2/D 3.16 mA 7.68 mA 7.31mA 1.29mA 
90J1/D 1.86mA 2.27mA 3.18mA 0.532mA 
TABLE   1 
ASYMMETRIC   DIFFUSION 
36 
•o 
I    n* 
I               P 
n 
r 
V
  f- 
.0003" 
.0003" 
^pB2 
^PB, y°pB2 WpB IGTI + l6THI
+ 
IHI IHHE 
65X1/D 90X1/D .3mil 1.8mA 5.4 mA 2.4 mA 1.16mA 
30&/D 90X2/D .3mil 4.3mA 6.4mA 6.25mA 1.16mA 
TABLE   2 
ASYMMETRIC   p-BASE   SHEET  RESISTANCE   Pfs 
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PpB   =65ii/D    (SYMMETRIC) 
p-BASE WIDTH 
IGT 
I+          m + 
IH 
I+          m + 
0.17 mi I 1.55mA 4mA 1.5mA 1.1mA 
0.34 mil 2,2 mA 16mA 4.0mA 3.0 mA 
0.45 mil 2.5mA 20mA 4.4 mA 4.7mA 
0.55 mil 3.4mA 50mA 5.5mA 6.0 mA 
TABLE   3 
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APPENDIX I 
DEFINITIONS 
1. Principal Voltage 
The principal voltage is the voltage across main termi- 
nal 1 (MT-1) and main terminal 2 (MT-2). 
2. Principal Current 
The principal current is the current through MT-1 and 
MT-2. 
3. On-State 
On-State is that condition when the breakover voltage 
V,  , in the specified quadrant is 4 volts or less. 
4.  Forward Breakover Voltage - V (BR)F 
That point on the principal voltage-current character- 
istic where the differential resistance is zero and 
where the principal voltage reaches a maximum value. 
5. Reverse Breakover Voltage - V,-.-,.^ 
 —     (BK^ K 
Same as 4. 
6. Forward Blocking Current - I„_. TL       £ jy 
The principal current when the TRIAC is in the off-state 
and MT-2 is at an applied positive bias V„_ that is 
less than V(BR)p. 
7.  Reverse Blocking Current - I RB 
The principal current when the TRIAC is in the off-state 
and MT-2 is at an applied negative bias V _ that is 
less than V(BR)R.- 
8.  Forward Hold Current - I„F 
The minimum principal current required to maintain the 
TRIAC in the on-state with MT-2 positive and gate cur- 
rent removed. 
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9. Reverse Hold Current - I 
The minimum principal current required to maintain the 
TRIAC in the on-state with main terminal 2 negative and 
gate current removed. 
10. Forward on Voltage - V 
The principal voltage when the TRIAC is in the on-state 
at rated current (I_) MT-2. 
r 
11.  Reverse on Voltage - V_ 
R 
The principal voltage when the TRIAC is in the on-state 
at rated current (I_) with MT-2 negative. 
12.  Gate Trigger Current - I GT 
The gate current required to switch a TRIAC from the off- 
state to the on-state. 
13.  Gate Trigger Voltage - V 
The gate voltage required to produce the gate trigger 
current. 
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